

United States Patent [19]

Okabe et al.

[11] **Patent Number:**

5,464,992

Date of Patent: [45]

Nov. 7, 1995

[54]	INSULATED GATE BIPOLAR TRANSISTOR
	PROVIDED WITH A MINORITY CARRIER
	EXTRACTING LAYER

[75] Inventors: Naoto Okabe, Chita; Tsuyoshi

Yamamoto; Naohito Kato, both of

Kariya, all of Japan

Assignee: Nippondenso Co., Ltd., Kariya, Japan

Appl. No.: 358,983

[22] Filed: Dec. 19, 1994

Related U.S. Application Data

[63] Continuation of Ser. No. 276,486, Jul. 18, 1994, abandoned, which is a continuation of Ser. No. 937,161, Aug. 31, 1992, abandoned, which is a division of Ser. No. 710,721, Jun. 7, 1991, Pat. No. 5,169,793.

[30] Foreign Application Priority Date	[30]	Foreign	Application	Priority	Dat
--	------	---------	-------------	-----------------	-----

[51]	Int. Cl. ⁶	 	H01L 29/78 ; H01L 33/00; H01L 27/01
[52]	U.S. Cl.	 	

[56] References Cited

U.S. PATENT DOCUMENTS				
4,631,564	12/1986	Neilson et al 257/139		
4,631,564	12/1986	Neilson et al 357/23.4		
4,682,195	7/1987	Yilmaz 357/23.4		
4,990,975	2/1991	Hagino 357/23.4		
5,047,813	9/1991	Harada 257/139		
5,064,401	1/1992	Hagino 437/41		

5,095,343	3/1992	Klodzinski et al 357/23.4
5,170,239	12/1992	Hagino 257/139

FOREIGN PATENT DOCUMENTS

296997	12/1988	European Pat. Off 257/139
62-76671	4/1987	Japan .
63-104480	5/1988	Japan .
63-104481	5/1988	Japan .
WO/03842	3/1991	WIPO.

Primary Examiner—Sara W. Crane Assistant Examiner—Stephen D. Meier

Attorney, Agent, or Firm-Cushman, Darby & Cushman

ABSTRACT

A p type pad well layer is formed at the surface of an n-type drain layer under a gate bonding pad and the surface thereof is provided with a p⁺⁺ type pad layer to be provided with lower resistivity. The p++ type pad layer is connected with a source electrode through a contact hole. Since the gate electrode supplying each cell with gate potential is of a pattern having extensions in a comb-teeth form arranged along the boundary between the pad region and the cell region, there is present substantially no gate electrode under the pad. Hence, introduction of impurities into the entire surface of the well layer under the pad region can be performed simultaneously with formation of p++ type contact layers after the formation of the gate electrode, and accordingly, the low resistance p++ type pad layer can be easily formed. The p++ type pad layer serves as a low resistance path for allowing the holes flowing into the region under the pad region of the insulated gate bipolar transistor to escape to the source electrode, whereby occurrence of the latch up and increase in the turn-off time due to the minority carriers concentrating into the border portion cell located adjacent to the pad region can be prevented.

10 Claims, 16 Drawing Sheets

